

ELECTRONICS

classmate

Date _____

Page _____


SEMI-CONDUCTOR

→ Band - theory of condⁿ


(Range of
Energies)

e^- of isolated atoms occupy discrete energy levels. But, when atoms come close, these energy levels are disturbed.

This disturbances cause e^- s to occupy a range of energies, called a band.




Forbidden band decides the nature of material i.e. conductor, insulator or semi-conductor.



Conductors


Insulators



Semiconductors

eg	Si	Ge
	F.B	0.7 eV

Si forms bonds with neighbouring Si atoms.



∴ No free e⁻

But thermal excitation

causes bond to break & e⁻ jumps from V.B → C.B


(Pure / Intrinsic semi-conductor)

∴ Hole created in V.B


In pure s-cond., intrinsically $(\# \text{Holes in V.B}) = (\# e^- \text{ in C.B})$

→ $N_i = N_H = N_e$


(Intrinsic conc. of charge carriers)



→ Hole as a charge carrier



On application of \vec{E}_{ext} ,
hole moves toward dirn
of \vec{E} .



Hence current flows



So, hole behaves as
+ve charge

• Mobility - Drift speed acq. by charge carrier
in unit \vec{E}

μ_H → mobility of hole

μ_e → mobility of e^-

⇒

$$\boxed{v_{d_e} = \mu_e E}$$






$$\boxed{v_{d_H} = \mu_H E}$$

$$\underline{\mu_e > \mu_H}$$

(∵ some energy is lost in
breaking bound e^- for
filling the hole)

→ Doping (Extrinsic Semiconductor)

Mixing of impurities in pure semiconductor



p-type s-cond.

n-type s-cond.

Majority charge carriers — Holes
Minority charge carriers — free e⁻

Majority — free e⁻
Minority — Holes

$N_H \sim N_A$

$N_e \sim N_D$

NOTE: Hole is formed from where the e⁻ is brought to fill the hole i.e. V.B

$$N_H \cdot N_e = N_i^2$$

Q. $N_i = 10^{14} \text{ /m}^3$. Si crystal doped with acceptor type impurity. 1 out of 10^8 Si atoms is displaced by acceptor atom. If Si has $10^{28} \text{ atoms/m}^3$, find N_H & N_e


A. $N_H = N_A = 10^{28-8} \text{ /m}^3 = 10^{20} \text{ /m}^3$

$$\because N_H \cdot N_e = N_i^2$$

$$\Rightarrow N_e = \frac{(10^{20})^2}{10^{20}}$$

$$= 10^8 \text{ /m}^3$$


PN JUNCTION DIODE



\vec{E} formed in depletion layer directed from $N \rightarrow P$


This develops a potential diff. b/w N & P known as barrier pot. diff

Any charge carrier must acq. qV energy to overcome the depletion layer. Hence it prevents dep. layer from growing.




→ Biasing


Connecting PN junction diode to battery is called biasing



(Electronic symbol for PN diode)




Forward biasing



Reverse biasing


Ideal PN junction diode allows current to flow in only one direction i.e. fwd.





Ideal

Applying Ext (by battery) in a particular bias alters the depletion layer & barrier voltage

Rev \rightarrow D.L & B.V \uparrow
 Fwd \rightarrow D.L & B.V \downarrow



Minor [e⁻-P-type] charge carriers [h⁺-N-type] are able to conduct electricity
 Actual size of depletion layer \uparrow




In Fwd biasing \rightarrow only diffusion current
 Rev. biasing \rightarrow both diffusion & drift current

DIODE IN CIRCUITS


Behaves as

Fwd biased - Wire


Bwd biased - Open switch



- Fwd biased resistance (R_f) to be considered if given
- Barrier V / Knee / Threshold Voltage to be considered as a battery if given



- Reverse saturation current to be considered if given





REMARK: To solve circuits, if not evident assume diode to be either fwd or bwd biased.

Proceed as usual. If no contradictions arise, the assumption is correct.

eg let's assume the diode is rev. biased

$\Rightarrow V_1 - V_2 = 11$




Since $11 > -5$
 \Rightarrow Diode is rev. biased

* Potential across diode to be considered


\rightarrow Zener diode

Always attached bwd biased in circuit




Its breakdown voltage is used to regulate voltage across a load

If $E > V_{breakdown}$, it draws current i.t $V_{breakdown}$ maintained across it



otherwise, acts as regular diode

(open switch in this case since rev. biased)




→ Rectifier

AC → DC

• Central Transformer Method

load in which DC eq. attached to centre.




In one half-cycle of AC, one diode is fwd biased & other is rev biased

Full-wave rectifier


(Current rectified in full cycle)

Hence current is maintained in same dirⁿ for load





current only rectified in one of the half-cycles.

Half-wave Rectifier




NOTE:

To smoothen D.C ripples, we use filter circuit



• Bridge Rectifier

In one half cycle of AC, either D_1 & D_4 or D_2 & D_3 are active.



So current is maintained in same dirⁿ for load



→ Light Emitting Diode (LED)

When attached in rev. biased, excites e^- which release radiation on de-excitation


TRANSISTOR

3 terminal device

Bipolar Junction Transistor (BJT)





p-n-p transistor



n-p-n transistor

Electronic symbols

REMARK: Dirⁿ of Arrow shows the dirⁿ of current flowing in fwd biased E-B Jⁿ



Physical Characteristics

Base - Thin & low doped


Emitter - Heavy doped

Collector - Moderately doped

$$i_E = i_B + i_C$$

(Input current)

(Output current)

(Common Base)
(Current gain)

$$\alpha = \frac{i_C}{i_E} \quad \text{for D.C}$$

$$= \frac{\Delta i_C}{\Delta i_E} \quad \text{for A.C}$$

Common base config


$$\left. \begin{array}{l} \alpha \text{ is fixed for a} \\ \text{given transistor} \end{array} \right\}$$

NOTE: Transistor is a current driven device, i.e. output current is independent of the battery attached in output circuit

(Common Emitter)
(Current gain)

$$\beta = \frac{i_C}{i_B} \quad \text{for D.C}$$

$$= \frac{\Delta i_C}{\Delta i_B} \quad \text{for A.C}$$



$$\left. \begin{array}{l} \beta \text{ is fixed} \\ \text{for a given transistor} \end{array} \right\}$$

Common emitter config

NOTE:

$$\alpha < 1 \quad \& \quad \beta > 1$$

$$\beta = \frac{i_c}{i_B} = \frac{i_c}{i_E - i_c} = \frac{\alpha}{1 - \alpha} \Rightarrow$$

$$\beta = \left(\frac{\alpha}{1 - \alpha} \right)$$

OR

$$\alpha = \left(\frac{\beta}{1 + \beta} \right)$$

Q


In a transistor, only 10% of the charge carriers combine with charge carriers of base. Find β .

A

$$i_B = \frac{10}{100} i_E \Rightarrow i_B = 0.1 i_E$$

$$i_E = i_B + i_C \Rightarrow i_C = 0.9 i_E \Rightarrow \beta = \frac{i_C}{i_B} = \frac{0.9 i_E}{0.1 i_E} = 9$$

Q



$V_{EB} \text{ jxn} = 0.7 \text{ V}$, $\alpha = 0.9$
Find i_C , i_B & $V_{CB} \text{ jxn}$

A.

① KVL on left loop

$$2 - 10i_E - 0.7 \Rightarrow i_E = 0.13 \text{ A}$$

$$i_C = \alpha i_E = 0.117 \text{ A}$$

$$i_C + i_B = i_E \Rightarrow i_B = 0.013$$

② KVL on right loop

$$-V_{CB} + 40 - 100i_C \Rightarrow V_{CB} = 28.3 \text{ V}$$

NOTE:

1. Here, even if $40V$ is changed, i_c remains same since it is only dependent on i_E (through α)

Instead ΔV_{BC} changes

If $40V$ is changed to less than $4.7V$

$\Rightarrow \Delta V_{BC} < 0 \Rightarrow$ Transistor won't work properly


100

This circuit is called Amplifier Circuit as power is getting amplified


31/08/2023

DIGITAL CIRCUITS

Analog — Continuous signal



Digital — Discrete signal



We use digital signals since analog signal is more prone to noise during transmission.


- Gate — Digital device having one or many input, but only one output

→ Primary Gates

1. NOT — x  \bar{x}
(Inverter)


x	NOT x (\bar{x})
1	0
0	1

(Truth Table for NOT Gate)



<u>X</u>	<u>Y</u>	<u>X OR Y (X+Y)</u>
0	0	0
0	1	1
1	0	1
1	1	1

(Truth Table
for OR Gate)



<u>X</u>	<u>Y</u>	<u>X AND Y (X.Y)</u>
0	0	0
0	1	0
1	0	0
1	1	1


(Truth table
for AND Gate)

→ Electrical Equivalent

NOT

OR


AND




Input (Switch) : 0 open 1 closed

Output (Bulb) : Not glowing glowing


OR



AND



NOT



01/09/2023

→ Boolean Algebra

$$X + \bar{X} = 1$$

$$X \cdot \bar{X} = 0$$

$$X + 1 = 1$$

$$X \cdot 1 = X$$

$$X + X = X$$





$$X \cdot X = X$$

$$X \cdot (Y + Z) = X \cdot Y + X \cdot Z$$


De-Morgan's laws

$$\overline{X + Y} = \bar{X} \cdot \bar{Y}$$


$$\overline{X \cdot Y} = \bar{X} + \bar{Y}$$




NAND & NOR gates are called universal gates since any gate can be formed using these 2 gates (separately or combined)




NOT gate using NAND & NOR




AND gate using NAND




OR gate using NOR



OR gate using NAND




AND gate using NOR





<u>x</u>	<u>y</u>	<u>$x \oplus y$</u>
0	0	0
0	1	1
1	0	1
1	1	0

(Truth table for XOR)



XOR gate
(Half bit adder)




<u>x</u>	<u>y</u>	<u>$\overline{x \oplus y}$</u>
0	0	1
0	1	0
1	0	0
1	1	1

(Truth table
for XNOR)

Q.

x:

find the gate.

y:z:

A.

x: 0 1 0 1 0 1 0 1 0

y: 0 1 1 0 0 0 1 1 0

z: 0 0 1 1 0 1 1 0 0 → XOR gate